Skip to content
#

adder-architecture

Here is 1 public repository matching this topic...

Design and simulation of 16-bit Ripple Carry and Weinberger Adders using Cadence Virtuoso. Includes full adder modeling, schematic creation, waveform analysis, and detailed delay-power comparison.

  • Updated Dec 7, 2025

Improve this page

Add a description, image, and links to the adder-architecture topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the adder-architecture topic, visit your repo's landing page and select "manage topics."

Learn more